

Canonical Gross [[144,12,12]], P4, 128 paired shots, p=.003. Fewer lanes and lower latency are both objectives.
Lane count is not FPGA area. Modeled cycles are not measured FPGA timing; p99 is tail-sensitive with 128 shots.